UVM simplified for FPGA adoption - quick start

 Try out fresh code base from GitHub:


https://github.com/svenka3/fp-uvm


More to come soon, visit again!




Comments

Post a Comment

Popular posts from this blog

FPGA - Windows + MSYS + Git + Python + Iverilog + GTKWave

Image
 Many of us in Semiconductors & EDA use Linux by default. There are occasions when you are left with a windows-only setup, say at a coffee shop during a travel. Also some FPGA designers still use Windows machines. Below is a transcript of what it took to get a fresh Windows laptop to be up and running in a UNIX-like setup in 30-minutes or less. Hope you enjoy this blog, please leave extra steps that you had to do in comments.      Start with MSYS2: Never be deprived of the power of command-line - even when you are on a Windows machine.  Go to: https://www.msys2.org/  Download and install the MSys installer - e.g. https://github.com/msys2/msys2-installer/releases/download/2022-06-03/msys2-x86_64-20220603.exe  Make sure not to install it under "C:\Program Files..." yada yada.. UNIX tools hate the "space" in between. I suggest you use c/tools/ area (Assuming you have the admin access etc. If not - /home/<user>/tools is an option) Now you sh...
Read more

UVM for FPGAs (Part 1): Get, Set, Go – Be Productive with UVM (USA timezone)

 UVM for FPGAs  (Part 1): Get, Set, Go – Be Productive with UVM (US) Srinivasan Venkataramanan, Entrepreneur and Head of VerifWorks Thursday, September 9, 2021 11:00 AM – 12:00 PM PT Register for free via this link :  Abstract: The Accelera Universal Verification Methodology (UVM) became an IEEE standard published as   IEEE 1800.2 – IEEE Standard for UVM Language Reference Manual (LRM).     UVM has been the predominant verification methodology for ASIC designs for many years and has recently gained popularity and usage with FPGA designs.  UVM can improve interoperability and reduce the cost of reusing and integrating IPs.  Think of lego-like verification process based on pre-built pieces/components/IPs - that’s precisely what UVM provides to design teams. Learning UVM can take a long time especially if one were to go by the extensive information provided in the LRM. In this webinar, we will cover the basics of UVM and how to get more productive wi...
Read more